Abstract-Crosstalk noise has become a significant problem in the design of high-speed digital interconnections. In this paper, we demonstrate a crosstalk reduction method, which has been successfully applied to the design of a CAT-5E modular jack. The CAT-5E is a newly adopted cabling and connector standard for advanced cabling network systems to assure more robust, reliable and high-speed operation, which is based on differential mode signal transmission using unshielded twist pair (UTP) cable.
I. INTRODUCTION

C
ROSSTALK noise has become a significant problem in the design of high-speed digital interconnections [1] . The crosstalk between high-speed digital interconnections produces unwanted high-frequency noise in nearby lines. Crosstalk is one of the electromagnetic phenomena that cause deterioration of system performance in the electromagnetic environment. If the crosstalk noise is above the level permitted in the standards, the system may not work properly. In particular, when two nearby lines are placed very close to each other and when the rise time of the digital signals is very short, crosstalk noise becomes a severe problem, strongly influencing the reliability and the signal integrity of the interconnection system [2] . Crosstalk noise usually generates additional delays, skews, or false switching of the digital logic, degrading the noise and speed margins of the circuits and systems. In addition, crosstalk noise degrades the signal-to-noise ratio of communication systems, increasing the bit error rate [3] . Near-end-crosstalk (NEXT) is the electromagnetic interference measured on a wire adjacent to another wire, through which the signal is propagated. The measurement of NEXT shows the amount of signal leakage, measured on the adjacent wire at the signal generation point. Far-end-crosstalk (FEXT) is the coupled noise on the adjacent wire at the signal receiving point. In principle, NEXT is greater than FEXT, because while the capacitive coupling noise and the inductive coupling noise have the same polarity at the near end, they cancel each other at the far end. NEXT is mainly used as a measurement of the crosstalk noise in multiwiring network systems. Crosstalk noise degrades the signal-to-noise ratio of the communication systems, increasing the bit error rate.
In particular, crosstalk noise affects the performance of cabling systems for a local area network (LAN). Currently the category-5 (CAT-5) cabling network system is the most common media installed for LANs. The CAT-5 cabling network consists of unshielded-twisted-pair (UTP) cables and low-noise modular jack connectors based on differential mode signal transmission [4] . However, recently, even higher bandwidth with improved transmission capability has been demanded for cables and connectors. As a result, the new enhanced category-5 (CAT-5E) standard is proposed as an improved cabling network standard to assure more robust, reliable and high-speed operation. Less than dB NEXT and less than dB return loss are demanded at 100 MHz frequency in the CAT-5E specification of the TIA/EIA-568-A-5 [5] . It is predicted that almost 40% of the UTP cabling market, or more than $1 billion, will be CAT-5E in 2003 [6] , [7] . The CAT-5E cabling network consists of the cable and modular jacks. In the CAT-5E cabling network the transmission bandwidth and the noise immunity of the modular jack is the most critical part of the cabling system, determining the performance of the cabling network. In the modular jack, the plug and the insert have untwisted wiring regions, which result in significant crosstalk noise between nearby pairs.
Hence, reducing the NEXT caused by the untwisted region of the plug wiring and the insert wiring region is the most crucial part of the modular jack design. Fig. 1 shows the configuration of the CAT-5E cabling network system and a picture of the modular jack. The modular jack consists of four pairs of twisted wires, the plug, the housing, the insert, PCB, and insulation-displacing-connector (IDC). The majority of the crosstalk noise is generated in the untwisted region of the wires in the plug and in the insert. The modular jack consists of four pairs of twisted wires, the plug, the housing, the insert, PCB, and IDC. The majority of the crosstalk noise is generated in the untwisted region of the wires in the plug and the untwisted region of the wires in the insert.
In this paper, we introduce a crosstalk reduction method and a design procedure for reducing crosstalk noise in high-performance connectors. We have also successfully applied the principles to the design of the PCB in the CAT-5E modular jack. In our crosstalk reduction method, the capacitive crosstalk noise is compensated by inserting embedded balancing capacitors on the PCB of the modular jack. The embedded capacitors are realized using the line-to-line capacitance on the PCB. As a result, two wires of the same differential pair receive balanced crosstalk noise through the embedded balancing capacitors on the PCB, so that the receiver circuit can cancel out the common capacitive coupling noise on the differential pair.
During the design process for crosstalk reduction the mutual capacitance of the untwisted wiring section in the plug and insert was estimated numerically. Then, the size of the required balancing capacitor, which is embedded into the PCB, was calculated by using a conformal mapping method. The test PCB and the modular jack were then fabricated and tested. Less than dB NEXT was achieved after the crosstalk noise compensation, satisfying the CAT-5E specification up to the 100 MHz frequency region. The design methodologies proposed and demonstrated in this paper can be further applied to other applications, such as multi-I/O connectors where the reduction of the crosstalk noise is very critical, determining the electrical performance of the network.
II. BALANCING THE CAPACITIVE COUPLED CROSSTALK NOISE
Capacitive coupling is generated by a near-field electrical field that couples adjacent lines. In a digital signal transmission network, the capacitively coupled crosstalk voltage pulse to the adjacent lines is the same polarity as the exciting digital signal and propagates in both directions to the near end and to the far end. In CAT-5E cabling systems, unshielded twisted pair (UTP) structures are employed for the cable. The twisted pairing scheme of the cable provides balanced operation of the differential pair, reducing the capacitive crosstalk noise between nearby pairs and enhancing electromagnetic interference immunity. Moreover, maintaining the proper balance ensures that cabling systems and components do not emit unwanted electromagnetic radiation and are not susceptible to electrical noise.
Mutual capacitance is a variable describing the magnitude of capacitive coupling. Mutual capacitance depends on structural and dielectric material parameters such as dielectric permittivity and dielectric loss, cross-sectional structure, spacing between the lines, the length of the lines, and thickness of the lines. Except for the material parameters, which are not easily controlled by the electrical design, the dominant factors affecting the mutual capacitance are the spacing and length of the interconnection lines. When the mutual capacitance is to be controlled, usually the spacing and the line length are controlled. In addition, for differential signal transmission, the rearrangement of differential pairs, which run in parallel to each other, provides another important design freedom. Alternatively, intentional lumped capacitors can be inserted between the lines to balance the mutual capacitance.
As shown in Fig. 2 (a), the plug in the modular jack of CAT-5E has an untwisted region of wiring with length more than 10 mm, resulting in significant crosstalk noise between nearby pairs at the 100 MHz operational frequency of the CAT-5E network systems. This crosstalk is avoided in the cable by using twisted pairs. The untwisted line region is designed for mechanical contact purpose between the wires in the plug and the contact wires in the insert. Therefore, the effect of the capacitive coupling must be minimized to reduce the crosstalk noise. However, the mutual capacitances cannot be removed because they are a natural phenomenon. The only valid method is to cancel them by producing balanced capacitive crosstalk in the opposite direction in other places in the modular jack. The natural selection for the intentional mutual capacitance placement is the PCB inside the modular jack. Controllable electrical elements can be implemented using the fine design rules of the PCB. differential signal pair in the middle of the plug, while wires 4 and 5 pair constitute another differential signal pair. If a digital signal is propagating on wires (3, 6) in the differential mode, capacitive coupling noise is generated in the nearby wires (4, 5) . Because of the differential signal voltage on the differential signal pair (3, 6) , a capacitive coupling noise voltage, , occurs on wire 4 and another capacitive coupling noise voltage, , occurs on wire 5. Because the mutual capacitance between wire 4 and wire 3 is much greater than the mutual capacitance between wire 4 and wire 6, the capacitive coupling noise has the same polarity as that of . Similarly, the capacitive coupling noise has the same polarity as that of . By the symmetry Fig. 3 . Cross section of the untwisted line region. C is the capacitance between wires 1 and 3. C is the capacitance between wires 1 and 6. Because C and C have greater values than C and C ; C and C can be ignored. Because C is a smaller value than C , the balancing capacitance, C = C 0 C , for compensating the unbalanced coupling capacitance, was made by running wire 1 close to wire 3 on the PCB. of the differential wiring, equals with reversed polarity. Consequently, this capacitive crosstalk is generated because of the difference of the distance between the differential pairs (3, 6) and the wire (4 or 5), consequently producing unbalanced mutual capacitance in wire (4, 5) . In a similar way, when a differential signal is propagating on the differential line pair (4, 5) , similar unbalanced capacitive crosstalk noise is generated in the differential pair (3, 6) . In the PCB of the modular jack, intentional mutual capacitance is implemented to balance the unbalanced mutual capacitance.
The mechanism of the unbalanced capacitive coupling noise is explained in detail in Fig. 3. Fig. 3 shows the wiring arrangement in the untwisted region of the wiring in the plug and in the insert. All the wires are placed on a plane for mechanical contact with the modular jack. There are four differential pairs (1, 2), (3, 6) , (4, 5) , (7, 8) . The mutual capacitance is much greater than the mutual capacitance . Similarly, is much greater than . In our calculation of the necessary balancing capacitances on the PCB, the mutual capacitances and were neglected. The necessary balancing capacitance, which is implemented on the PCB between wires 1 and 3, is then the difference of the mutual capacitance, . In Fig. 4 , the unbalanced capacitive crosstalk noise is illustrated between pair (3, 6) and pair (4, 5) . The imbalance of the mutual capacitances occurs between and . Similarly, an imbalance of the mutual capacitances between and is observed. Consequently, to produce balanced capacitive coupling noise to the differential pair (4, 5), the balancing capacitors and are inserted into the PCB. The balancing capacitor on the PCB corresponds to the difference , and the balancing capacitor is equal to the difference .
III. DESIGN OF THE BALANCING EMBEDDED CAPACITOR ON THE PCB OF THE MODULAR JACK
To compensate the unbalanced coupling capacitance, four balancing capacitors, , are embedded on the PCB, as shown in Fig. 5 . If equal noise is generated on the two signal lines of a differential pair, the differential receiver cancels it. Consequently, the balancing capacitors on the PCB produce the crosstalk noise required to equalize the capacitive coupling noise in the two signal lines of a differential pair. To realize the embedded capacitors in the PCB, a parallel line-to-line capacitor structure is adopted. Using the line-to-line structure of the fine-pitch PCB process, precise control of the capacitance is possible. The design procedure for the embedded balancing capacitance on the PCB is as follows.
1) The mutual capacitance in the plug and the insert is calculated using the two-wire capacitance equation. 2) For the line-to-line capacitors on the PCB a double-sided coplanar strip structure is utilized. The capacitance on the coplanar strip structure is calculated by the conformal mapping method.
3) The length of the line-to-line capacitance is decided by equalizing the capacitance of 1) and the capacitance of 2). The degree of capacitive compensation depends on the accuracy of the implemented balancing capacitances. The unbalanced coupling capacitance at the plug and the insert were calculated using the two-wire capacitance (1) [8] (1)
In (1), is the distance between the two wires and is the radius of the wire.
is then the capacitance between wires 2 and 3 when the wire length is .
is calculated in the plug and Fig. 6 . Unbalanced coupling capacitance at the plug and the insert were calculated using the two-wire capacitance. d is the distance between two wires and r is the radius of the wire. the insert part, using the dimension parameters given in Table I , and using Fig. 6 . The value calculated for is 1.49 pF. is the capacitance between wire 1 and wire 3, assuming that wire 2 is not placed between wire 1 and wire 3. Then, can be calculated by using the same wire-to-wire capacitance equation as (1) . When wire 2 is inserted between wires 1 and 3 the mutual capacitance can be taken as approximately half of the mutual capacitance [3] . Then, as shown in Table I , becomes 0.42 pF. Hence, the necessary balancing capacitance on the PCB is calculated by subtracting from . The value of the unbalanced capacitance in the plug and in the insert is about 1.07 pF. The balancing capacitances , and have the same value as , because the other capacitances result from the same structure and the same dimensions.
In the next step, the line-to-line capacitances and are designed into the PCB. The cross-sectional structure of the line-to-line capacitance is illustrated in Fig. 7 . Double-sided line-to-line capacitors of the coplanar strip-line structure are used. The line-to-line capacitance between the opposite sides is neglected because of the thick dielectric. Therefore, and of Fig. 8 are not considered in the calculation of the capacitance. Then, the capacitances and are calculated. Because the thickness of the dielectric (FR4) is finite (1.2 mm), the capacitance of the coplanar strip is calculated by the conformal mapping method. The conformal mapping method uses quasistatic approximation. In addition, it is assumed that the capacitance between the lines is the sum of the free-space capacitance between the lines and the capacitance between the lines filled with the dielectric layer with permittivity [9] . The capacitance per unit length contributed by the air halfplane, , is given by (6) . The capacitance in the dielectric Fig. 7 . Structure of the strip lines. In a PCB, a capacitor can be made by this structure. W is the width of the metal line, S is the space between two lines, t is the metal thickness, and H is the dielectric thickness of the PCB.
half-plane is given by (7) . The factor appears in (7) because of the assumptions made in the analysis. Here, and are the complete elliptic integral of the first kind and its complement, respectively. The arguments of the elliptic integrals, and , are obtained by (2) and (3). The argument is the space between lines, is the line width, and is the dielectric thickness. The simple expression of the ratio is selected by (5) . The ratio varies from 0 to as changes from 0 to 1. The capacitance contributed by the upper half-plane is given by (6) . Therefore, the total balancing capacitance is given by
with (4) (5)
As a result of the calculation, the line-to-line capacitance is 0.82 pF/cm for the line spacing of 0.28 mm and the line width of 0.3 mm. We chose the line space and the line width by considering the dimensions of the PCB allowed for in the CAT-5E standard. In addition, the design considered acceptable process variations, which guarantee stable capacitor implementation. Rather than using lumped capacitors, distributed line capacitors are used to realize precise capacitance and to simplify production of the PCB. The dielectric material of the PCB is FR-4 with a thickness of 1.2 mm. Line spacing and line width on the PCB are 0.28 mm and 0.3 mm, respectively. The total size of the PCB is mm mm. To design the 1.07 pF balancing capacitors in the limited area of the PCB a double-sided PCB design was adopted as shown in Fig. 8 . A total 13 mm length of the distributed line-to-line capacitance is embedded on the PCB to form the 1.07 pF balancing capacitor. With the help of the double-side-capacitance, we obtained over twice the capacitance possible with a single-sided PCB.
IV. MEASUREMENT RESULTS AND DISCUSSIONS
In addition to the requirements specified in the standard, CAT-5E cabling must meet all of the requirements of TIA/EIA-568-A-5 and its respective addenda [5] . Addendum 5 for CAT-5E cabling provides higher performance over a minimally compliant CAT-5 channel and recognizes advances in cabling technology. The specification of NEXT for CAT-5E is determined using (9) , where [MHz] is the measurement frequency NEXT dB
The apparatus for the measurement includes two balun transformers that are used for accurate transmission measurements of the balanced twisted pair cables and connectors. Baluns are arranged at orthogonal locations on the ground plane. A network analyzer is used to measure NEXT. The value of the NEXT is displayed as in the network analyzer. The test setup for measuring the NEXT between the (3, 6) pair and (4, 5) pair is shown in Fig. 9 . Both the near ends of the test plug and the far ends of the modular jack are terminated in a 100 differential impedance.
The measured NEXT with the balancing capacitors on the PCB is shown in Fig. 10 . The measurement in Fig. 10 was carried out at 100 MHz. The return loss, displayed as on the network analyzer, is less than dB at frequencies below 100 MHz. Four different test modular jacks were manufactured and tested. Each test modular jack has a different plug NEXT. The plug NEXT is measured using the plug part of the modular jack. Each sample corresponds to a dot mark in Fig. 10 . As can be seen from Fig. 10 , by using the balancing capacitors on the PCB, the total NEXT of the modular jack is significantly reduced below the CAT-5E specification. The variation of the plug NEXT occurs because of the variations in the plug manufacturing process. The worst NEXT is generated between the (3, Fig. 9 . Test setup. The measurement apparatus included a balun transformer that was designed for accurate transmission measurements of balanced twisted pair cables and connectors. Baluns were arranged at orthogonal locations on the ground plane. A network analyzer was used for the measurement of the near end crosstalk (NEXT). 6) pair and the (4, 5) pair, because these pairs have higher unbalanced capacitance than the other pairs. NEXT between the (3, 6) pair and the (4, 5) pair with frequency variations is shown in Fig. 11 . NEXT between other pairs including the (3, 6) pair and (1, 2) pair, the (3, 6) pair and (7, 8) pair, the (4, 5) pair and (1, 2) pair, the (4, 5) pair and (7, 8) pair, and the (1, 2) pair and (7, 8) pair are all less than 45 dB. All the NEXT values satisfy the CAT-5E specification for plug NEXT.
The NEXT measurements prove that the balancing embedded capacitors are successfully implemented on the PCB, and the design process is useful. To further improve the NEXT requires advanced control of the manufacturing process of the PCB, the insert, and the plug of the modular jack. A manufacturing process with fine process control implies a potential increase in manufacturing cost.
In this experiment, we have not considered balancing the inductive crosstalk noise in detail and accurate analysis and compensation are not applied. As the effective electrical length of the line is below , the effect of the inductive crosstalk noise is not a significant problem in this frequency region [10] , [11] . Capacitive coupling is therefore the dominant factor determining crosstalk performance of the CAT-5E modular jack below 100 MHz. However, for higher frequencies with the given length of the untwisted wires of the modular jack, inductive coupling is no longer negligible. Inductive crosstalk can be cancelled out by rearranging the interconnection wires in the PCB. Fig. 12 presents the fundamental principle of inductive coupling cancellation. By twisting the (1, 2) pair, (3, 6) pair, (4, 5) pair and (7, 8) pair at the PCB level, the directions of the magnetic field linking the nearby pair are changed to the opposite direction. Consequently, the concept for balancing the inductive coupling is already applied in the PCB design. The balancing principle is identical to the principle applied to the twisted pairing scheme.
As shown in Fig. 12 , the current direction in the nearby wire determines the direction of the induced current. Because wires 3 and 6 constitute a differential pair, the direction of the signal current is opposite in wires 3 and 6. Thus, to cancel out the inductive coupled current on wire 4, the induced crosstalk current on wire 4 in the plug and the insert must have opposite current directions compared to the inductively induced crosstalk current on wire 4 at the PCB. By twisting wires 4 and 5 at the junction of the plug and the PCB, the current directions can be interchanged. If the magnitudes of both induced currents are equal, the induced crosstalk current can be canceled out.
This condition is accomplished when the mutual inductances are equalized, which occurs in the untwisted region and in the PCB, because the current direction in one wire of a signal pair is opposite to that in the other wire. Hence, the wiring of a signal pair can be regarded as a current loop. From the loop concept, the mutual inductance between the pairs can be estimated. In other words, when the PCB is designed, not only the mutual capacitance but also the mutual inductance between the pairs must be balanced. The mutual inductance depends on the lengths of the wire and the line on the PCB. Usually, the line space and the line length are the most controllable parameter to generate the desired mutual inductance.
In the design of the CAT-5E, because the balancing capacitor is the major interest, the mutual inductance is not precisely designed. However, the twisted line on the PCB scheme partially balances the inductive crosstalk noise. To improve the transmission bandwidth with controllable crosstalk and radiated emission noise, a ground shield structure is required. Particularly for high-speed connectors in the GHz frequency ranges, a stable and planar ground metal plane must be included inside the connectors [12] - [15] .
V. CONCLUSION
Crosstalk noise has become a critical design issue in highspeed interconnections. The crosstalk problem is expected to be even more severe as the clock frequencies of digital systems increase beyond the GHz frequency range. Therefore, design principles and procedures to reduce crosstalk noise are attracting more attention. Among the design methods to reduce crosstalk noise, balancing the capacitive coupling and the inductive coupling is quite a useful scheme. This balancing scheme is already applied in twisted pair cable systems. In this paper, we have successfully applied the balancing scheme to the design of the CAT-5E modular jack.
To design the balancing capacitors in the limited area of the PCB in the modular jack, we have adopted a double-sided PCB design. This structure creates capacitance not only between adjacent lines but also between lines on opposite sides. With the help of the double-sided capacitance, we obtained over twice the capacitance that could have been obtained with a singlesided PCB. The line-to-line capacitance is calculated by the conformal mapping method. The NEXT of the modular jack was significantly reduced by the implementation of the balancing capacitors between the signal lines on the PCB. Less than 45 dB of NEXT was achieved at 100 MHz. Further reduction of the NEXT requires precise compensation of the inductive crosstalk noise, which may require multilayer PCB design for the next generation modular jack. The suggested balancing method can be further applied to the differential signaling scheme of other high-speed interconnections including cabling, PCB signal traces, connectors, and packages.
